Abstract-Synchronization is an important issue in modern system design as systems-on-chips integrate more diverse technologies, operating voltages, and clock frequencies on a single substrate. This paper presents a methodology for the design and implementation of a self-timed reconfigurable control device suitable for a parallel cascaded flip-flop synchronizer based on a principle known as wagging, through the application of distributed feedback graphs. By modifying the endpoint adjacency of a common behavior graph via one-hot codes, several configurable modes can be implemented in a single design specification, thereby facilitating direct control over the synchronization time and the mean-time between failures of the parallel master-slave latches in the synchronizer. Therefore, the resulting implementation is resistant to process nonidealities, which are present in physical design layouts. This paper includes a discussion of the reconfiguration protocol, and implementations of both a sequential token ring control device, and an interrupt subsystem necessary for reconfiguration, all simulated in UMC 90-nm technology. The interrupt subsystem demonstrates operating frequencies between 505 and 818 MHz per module, with average power consumptions between 70.7 and 90.0 µW in the typical-typical case under a corner analysis.
I. INTRODUCTION
A S TECHNOLOGY trends lead modern systems-on-chips (SoCs) to incorporate designs of increasing complexity, the reliable transmission of data items across a chip remains an issue of paramount concern. It becomes difficult to design a single global clock that is capable of regulating data transactions throughout the system, due to the large number of design constraints required to guarantee reliable operation [1] . In the presence of multiple (possibly dynamic) voltage and frequency operating points, the single clock paradigm becomes even less tractable as a design solution. It is simpler to construct a SoC with several different voltage/frequency islands (each with their own local clock) and then synchronize the data items between the regions. This principle forms the basis of the globally asynchronous locally synchronous (GALS) signaling paradigm. GALS requires the presence of an asynchronous wrapper to reliably pass data between the two clock regions, which must then be synchronized at each end of the transfer [2] . Another related concept known as a networks-onchip (NoC) accomplishes a similar purpose by transmitting data items as packets along the wires of a homogenous interconnection network [3] . In a NoC, synchronization is required at the endpoints of the network interface [4] . In both cases, the design constraints of the clock distribution network in SoCs, which incorporate either GALS or NoCs are easier to satisfy, though a full discussion of both are beyond the scope of this paper. As synchronization is required at some juncture in SoCs incorporating either GALS or a NoC, it serves to illustrate that synchronization remains a relevant issue in the design of modern digital systems.
The synchronizer circuits present in the network interface of a NoC serve as a useful example for the purposes of this introduction. Several approaches exist for constructing synchronizer circuits suitable for such an interface, each with benefits and tradeoffs. The relevant synchronizer circuit designs of interest are based on cascaded master-slave flip-flops, with the key points of difference being whether or not the circuits incorporate a first-in first-out (FIFO) buffer, and/or a (possibly variable) number of parallel master-slave flip-flops [5] - [7] .
In a basic cascaded flip-flop synchronizer (incorporating neither a FIFO nor parallelism), synchronization is performed using two or more flip-flops in a master-slave configuration at each end of a transmitter/receiver (Tx/Rx) device pair. When the master device is transparent, the slave is opaque, and vice versa. Voltages in the master latch may be indeterminate when the latch becomes opaque and the signal is sampled, however, the value must be resolved to a clear logical high or logical low value by the time the slave device becomes opaque and the master latch once again becomes transparent. Sadly, the throughput of data are governed by the roundtrip delay through the transmitter and receiver ends of the synchronizer, which increases with the number of serial flip-flop elements in the chain [5] . Fortunately, incorporating a FIFO buffer into the Tx/Rx pair decouples the reading and writing operations from each other, allowing both operations to be done as soon as the system is ready [5] . The read operation can take place as long as there is valid data stored in the FIFO, while the write operation can be performed as long as the FIFO has space available in the buffer. However, the FIFO will incur penalties due to overflow/underflow if the sender and receiver clocks are not well matched [6] .
To further exacerbate the problem, instances of synchronization failures (i.e., when the voltages in the master-slave flipflops of a synchronizer fail to resolve within an allotted time) are increased in modern technologies due to both increased data rates, and reduced voltages [8] . While many solutions exist to resolve the issues of data synchronization, the solutions which employ parallelism (i.e., using many components to perform one specific task) remain of particular interest to this paper. Employing parallelism in the context of a synchronizer circuit has two useful properties. 1) With appropriate scheduling of parallel tasks, mismatches between the transmitter and receiver ends of a synchronizer can be minimized.
2) The mean-time between synchronization failures (MTBF) can be manipulated by adjusting the degree of parallelism employed.
These two properties have appeared in other bodies of literature in one form or another. Of specific interest is prior work by van Berkel [9] , on handshaking circuits where he defined a concept known as wagging (i.e., employing parallelism, in tandem with the scheduling of tasks via time division). Ebergen [10] also experimented with the scheduling of tasks in parallel compositions of finite state machines in his own work. More recently, Brej [11] used the concept of wagging to compose a system of parallel logic wherein he used the phrase wagging level to denote the number of data copies in his system. Each copy was then given a unique slice and slice number to schedule its tasks.
On the topic of parallel synchronizer circuits, Jex and Dike [7] put forth the idea of using parallel interconnects to increase the throughput and metastability characteristics of a synchronizer circuit. Alshaikh et al. [12] , also presented a synchronizer design which employed wagging. However, prior literature on parallel synchronizer circuits remains deficient on two key points. 1) Prior controller designs have been static in nature. The manipulation of the MTBF in parallel synchronizer circuits via the process of reconfiguration has remained unexplored.
2) The construction of a sequential token ring controller suitable for such a task has also remained obscure.
To that end, this paper presents a brief overview of a parallel synchronizer design based on the principles of wagging, and then uses that framework to specify a reconfigurable controller based on sequential logic and embedded graphs, which is suitable for the manipulation of the same. This paper is organized as follows. Section II presents an overview of the wagging principle as well as its applications to the design of synchronizers, along with the top-level architecture of the controller design. Section III presents the theoretical underpinnings of a reconfigurable control device based on token shifting and targeted for use in parallel synchronizers will be presented. A comparison of the benefits and tradeoffs of various token ring designs will be discussed in Section IV, along with a presentation of some experimental results. Section V will give similar treatment to the interrupt subsystem. Finally, conclusion will be drawn in Section VI concerning future research directions. 
II. WAGGING OVERVIEW
A design incorporating wagging will always contain two properties, regardless of whether or not the design is controlled via synchronous control signals or asynchronous communication signals called handshakes.
1) Usage of parallel components to share the workload of a task. 2) Scheduling of said tasks via time division. To understand the concept of wagging, we must look to prior literature on the subject. In 1992, van Berkel [9] presented work on asynchronous handshaking circuits, including work on a two-way buffer, which he referred to as a wagging buffer, reproduced in Fig. 1 . Active ports in Fig. 1 are represented by black dots, while passive ports are indicated by white dots.
The data flow aspect of the buffer is comprised of mixers (|), transferrers (T ), and variables x, and y which function as memory. Transferrers are components, which pass values through their active ports when triggered along their passive ports, while mixers are components which pass handshakes from their passive ports to their active ports, and can either act as demultiplexers (DEMUX) or multiplexers (MUX). The operation of the circuit is as follows.
1) x ← a @t1 (x is written with the value of a at time t1). 2) c ← x (i.e., a @t1 is passed to the output of the buffer), and y ← a @t2 (y gets the value of a at time t2). 3) c ← y (i.e., a @t2), and x ← a @t3.
Step 1 only occurs at the startup of the circuit, to place valid data on x prior to its read out during the next step. Thereafter, only steps 2 and 3 are executed. Thus, even though x and y in Fig. 1 are placed in parallel, functionally they act as if they were placed in series due to the scheduling of tasks [9] .
A. Applications to Synchronizers
Let us take a look at a FIFO synchronizer, which incorporates the principles of the prior section, as in Fig. 2 . Central to this design are two major points. First, is the maximization of the synchronization performance from the input data channel to the input of the FIFO by pooling the gain-bandwidth products of the parallel master-slave flip-flops, as illustrated in [13] . Second is the manipulation of the data flow mismatch between the transmitter (Tx) and receiver (Rx) ends of the synchronizer. As the focus of this paper centers on the construction of a control device used to schedule the tasks in the synchronizer from the input data channel to the input of the FIFO, only the first point is relevant in this paper. A detailed study and analysis of the second point is left for future work, though Fig. 2 shows a general overview of the entire system. First, let us assume the FIFO is asynchronous, and that reads and writes occur independently of each other, where f clk(Tx) and f clk(Rx) represent the local data rates of the transmitter and receiver regions of the synchronizer, respectively. Let us further assume that i and j are the multiples of a common base frequency f 0 , and that i < j < 2i (i.e., the transmitter is faster than the receiver, but not by more than a factor of 2).
With those assumptions in hand, we can step through the operation of Fig. 2 as follows. The serial input data and write validation signals (DATA, WRITE) from the transmitter arrive at the splitter module at a rate of j × f 0 where they are both split into j identical signals using mixers. These signals are then broken into j tasks (slices), through sampling via the use of j parallel master-slave flip-flops which act as synchronization elements. Thereafter, these synchronization elements are triggered using control signals, which all operate at a base frequency of f 0 , but are offset from each other by j divisions, as shown in Fig. 3 (though only DATA are shown). Finally, the DATA and WRITE signals arrive at the FIFO input in j parallel lines operating at rate of f 0 . Section II-B will illustrate the impact of this process on the synchronizer MTBF.
Continuing forward, we can now examine the operation of the synchronizer from the output of the FIFO to the input of the receiver. Because i = j , and i < j < 2i , the FIFO is still subjected to data accumulation. To minimize such accumulation, the receiver needs to be designed to allow for the data being read out from the FIFO to temporarily exceed the amount of data being written in when certain conditions are met. This is accomplished by allowing the read operations to be done either serially, or in parallel.
Both read operations can use the same hardware. During a serial read, i parallel data lines from the FIFO are sent to a mixer that recombines them along data prime at a rate of i × f 0 , in a manner, which is identical to the recombination of the signals in the wagging buffer discussed earlier. A parallel read operation functions similarly, except that data are simultaneously read out along both data prime and data sec .
Whether or not a serial or parallel data read is necessary depends on the present memory differential between the transmitter and receiver ends of the FIFO synchronizer, ( j − i ) cur as defined by
When the conditions for a parallel read are met, the system continues parallel read operations until the memory differential reaches 0, whereafter it resumes serial operation. It should also be noted that read acknowledgement signal is processed in vectors of length i or 2i depending on whether a serial or parallel read operation was last performed.
However, it is worth reiterating that the focus of this paper is on the design and implementation of the reconfigurable control device suitable for this architecture, and that the material above merely forms crucial context.
B. Impacts on Synchronizer MTBF
In general, the MTBF of a synchronizer is characterized in terms of three parameters, τ , T w , and t in . t in is defined as the region of vulnerability where concurrent transitions between the clock and data signals will lead to longer than normal resolution times in the system, possibly causing failure if they occur sufficiently close together. In the case of a masterslave flip-flop synchronizer, this region is defined by (2) , where T w is a circuit parameter known as the metastability window, τ is the resolution time constant, and t is the synchronization time allotted for recovery from metastability (also referred to in this paper as t MSR ) [5] 
The presence of metastable behavior may lead to a failure in the synchronizer depending on the length of time the master latch remains unresolved. As a linear increase in τ results in an exponential decrease in the MTBF of a cascaded flip-flop synchronizer, maintaining or improving the value of τ (i.e., causing it to become smaller) remains an important design concern. The MTBF of a master-slave flip-flop synchronizer is defined in (3), where f c and f d are the rates of the clock and data signals, respectively [5] 
From the information above, we can modify the failure equation for a master-slave flip-flop synchronizer shown in (3) to account for the effects of increased parallelism. Parallelism functions to linearly increase the value of t (i.e., the synchronization time) by splitting the synchronization workload across j devices. Thus, j affects the numerator in the exponential portion of (3) as shown in (4), and shown by Fig. 3(a) , where t sample is the sampling time of the master latch in the masterslave pair
A linear increase in the synchronization time results in an exponential improvement in the MTBF of each parallel master-slave flip-flop in the synchronizer. Therefore, these components are less likely to suffer a synchronization failure. However, the denominator in the exponential portion of (4) (i.e., τ ) exponentially increases with a linear decrease in voltage [8] . Thus, while the impact of parallelism on the exponential portion of (4) is linear, the impact of voltage on the exponential portion of (4) is exponential (at low voltages).
C. Top-Level Control Circuit Architecture
The control circuit of Fig. 3 (b) is divided into two parts, one being a token ring composed of several embedded cycles, which selects its cycle length based on a one-hot control code (RDATA) generated by the interrupt subsystem. The ring determines the number of parallel master-slave flipflops present in the synchronizer, and outputs the delayed clock/enable (CTR) signals to each of the flip-flops in the synchronizer, thereby partitioning the input data into slices [11] . The second part is an interrupt subsystem responsible for halting the operation of the token ring (and by proxy the synchronizer) while the system undergoes reconfiguration, ensuring the functional correctness of the synchronizer by preventing loss of the control token.
It should be noted that the impetus for reconfiguration needs to be specified at a higher level of abstraction. Generally, this requires some a priori knowledge about the system itself (i.e., operating voltages, temperature, and relative phase/frequency relationships between the two clock domains). Regardless, once the need for reconfiguration has been identified, the system should issue a reconfiguration request (RQ) to the interrupt subsystem of the controller bundled with the relevant one-hot control data (UDATA) generated external to the controller. The request is then fed to a mutual exclusion element (MUTEX) that determines whether or not the token ring can be safely halted, issuing a grant when successful. Once the request has been granted, reconfiguration proceeds. The subsystem then alters the one-hot code being sent to the embedded token ring, issuing an acknowledgement (ACK) signal when the process is complete, whereupon the MUTEX is released and the synchronizer resumes its operation. Due to the bundled data assumption (i.e., the causality of asynchronous signals can be enforced at the physical level during circuit layout) the RQ and UDATA signals are prevented from becoming metastable due to a hazard (i.e., a race between the two asynchronous signals) [14] .
III. DESIGN METHODOLOGY
With the prior discussion in hand, we can now move onto the theoretical underpinnings of the control circuit. Concepts such as the topology and cyclic behavior of token rings and linked lists serve as useful stepping stones in understanding how the final circuit behaves and will be discussed in Section III-A and III-B, respectively. Section III-C will relate the cycle length of the token to the synchronization time allotted for recovery from metastability. Finally, Section III-D will discuss the reconfiguration process in detail.
A. Topology of Token Rings
Explaining the functionality of the reconfigurable control device explored in this paper requires understanding a few key concepts. The first of these is that of a behavior graph. Such a graph is composed of vertices and edges. Vertices are defined as the corner points of the behavior graph, which are formed by the intersection of edges. Edges refer to the set of unordered pairs (i.e., lines) which link together the vertices within the graph. If the edges are ordered (i.e., directed) they tend to be referred to as arcs. Fig. 4 (a) shows a token ring comprised of eight vertices, each containing two arcs (one input and one output). The connectivity and directionality of the system is defined by the adjacency of the vertices. In Fig. 4(a) , vertices 1 and 2 are adjacent since the token travels from 1 to 2 as it proceeds around the loop. The path from vertex 1 to 8 within the token ring constitutes a cycle. However, the token ring in Fig. 4(a) only contains a single cycle. If a single token ring contains more than one cycle, the cycles are said to be embedded within the token ring. Fig. 4(b) shows the same token ring as Fig. 4(a) , but instead of having only one cycle of length 8, it contains cycles of length 3, 4, 5, 6, and 7. Many cycles are necessary to implement reconfiguration. However, the token ring of Fig. 4(b) is still inadequate because its connections are not distributed.
Embedded token rings are of primary interest in this paper, as they constitute a useful abstraction for defining the operating modes of a reconfigurable control device. Each embedded cycle corresponds to one configurable mode in the underlying control device. However, while this is sufficient to construct a specification that covers the set of all possible states, ensuring that differing cycles within the token ring remain reachable from each other requires the integration of an interrupt subsystem into the controller, which halts the operation of the device during switching to guarantee that the token is preserved.
B. Cyclic Behavior of Token Rings
Using the definitions above, Fig. 4(b) contains several cycles where the average adjacency over all vertices is equal to 3. Unfortunately, the topology of this token ring also contains a single vertex, which accumulates a number of edges proportional to the number of embedded cycles in the specification. Though this vertex only contains seven connections in Fig. 4(b) , such clustering is an acute problem, as the edges in this example are a literal representation of the wiring connections in the controller. A systematic increase in the number of edges (wires) about a single vertex (device) can lead to a system failure as the number of configurations increases. The situation is analogous to a wire becoming increasingly capacitive in proportion to the number of connections added to it, as supported in prior work [15] . To ameliorate this problem, the edges must be distributed.
An embedded graph using distributed feedback loops can be modeled by taking a basic linked list of L objects, as shown in Fig. 5(a) , and adding a few parameters. The objects are data structures, which contain the following three pieces of information: an integer index, k, used to order the entries of the list; a pointer, tail normal , containing the initial path to the next object in the list; and a pointer, tail jump , containing the secondary path to the next object in the list.
Initially, the objects in the list from 0 to L − 1 are created and linked using the tail normal pointers. When the final entry is created, the tail normal of this entry will be given a pointer to the head of the list, as in Fig. 5(a) , where L = 8. Using this linked list as a basis, a new list can be constructed, which models the embedded token rings used in this paper. The embedded list has the following noteworthy properties.
1) The distributed list (ring) is divided into sets of odd and even cycles, as depicted by the dotted and solid feedback arcs in Fig. 5(b) , while the normal one, as in 4(b), is not. 2) The odd and even cycles in the distributed list (ring) each have their own sets of shared vertices.
3) The set of objects, which are common to all cycles in the distributed list (ring) is smaller than in the normal one (possibly zero). Next, the tail jump pointers for the even cycles are statically assigned values via the application of a few observations, as shown in Fig. 5(b) , assuming that we start at object 0, L > Y , where Y represents the valid configurable mode, which contains the highest number of vertices which is not of the same parity as L, and L is even. As object (L/2) is located in the middle of the graph and the jump target is located a symmetric distance away on the other side of the midpoint (between 0 and L − 1), the target index, T (even) , at any given juncture can be calculated as T (even) = (L − 1) − k, where k represents the current position of the list pointer.
Afterward, the remaining objects between L and C are created and linked together via their tail normal pointers. As M is located in the middle of the graph of the odd cycles, and the jump target is located a symmetric distance away on the other side of the midpoint (between L/2 and C), the target index, T (odd) , at any given moment can be calculated as T (odd) = (C +L/2) − k. Distributing the number of edges within the linked list (or token ring), while preserving the number of embedded cycles, incurs an additional overhead of (Y+L/2) − L additional vertices. Fig. 4 (c) shows a token ring, which is identical in behavior to the token ring of Fig. 4(b) , but both the total number of vertices and the cycle lists of the two figures are different, as characterized in Table I . Additionally, it can be inferred that the odd and even cycles will become mathematically disjoint from each other as the length of the token ring increases. This will have implications on the reconfiguration protocol, which will be discussed later in Section III-D.
C. Variable Control Parameter (synchronization Time)
We may now explore the links between the number of vertices in a given cycle and its effect on the synchronization time of the system. synchronization time, t MSR , as it pertains to a master-slave latch configuration is defined as the maximum time interval over which the master latch may remain unresolved before metastability propagates to the slave latch. It is defined by the duty cycle as in
where t cycle is the cycle time of the system, t sample is the sampling time of the system, and where t setup(slave) is the setup time of the slave latch in a master-slave flip-flop synchronizer. The setup time constraint is included to account for errors in the simple failure models of master-slave flip-flop synchronizer equations presented earlier, due to what is referred to in other literature as the back edge effect. The back edge effect refers to the phenomenon where the MTBF curve changes (is displaced) when the master latch resolves from metastability near the t in of the slave, which is beyond the scope of this paper but has been previously documented [5] .
Varying the number of vertices in the system modifies the cycle time, t cycle(j) , as in t cycle(j) = n cycle(j) * t d(vertex) (6) in which n cycle(j) is the cycle length of a valid configurable mode, as previously discussed, where 0 ≤ j < L, and t d (vertex) is the average delay across vertices in the underlying physical implementation. The index value j in the terms n cycle and t cycle denotes that the number of vertices present within the system is variable, and L is defined as the index value (i.e., cardinality) of the valid configurable mode, which contains the highest number of vertices. Thus, the number of vertices in a given configuration affects the synchronization time of the final control circuit via a direct link.
D. Reconfiguration Protocol
We can now move onto an examination of the protocols governing the reconfiguration process. The process is contingent on the ability of the circuit to direct the flow of a control token as it passes between the graphs of two separate configurable modes, and to ensure that the operation occurs without failure. Fig. 6 shows the graph of an eight-way reconfigurable controller with several cycles, as in Fig. 4(c) . represent the valid feedback paths in the system, while X denotes an invalid path. The reasons for this will be discussed in Section IV-B. Unfortunately, the exact position of the control token is unknown at the time of reconfiguration. If the system reconfigures when the token is located in a region of the present configuration which is not covered by the graph of the subsequent configuration, then the token will be lost.
Arbitration is therefore necessary to ensure that the token is passed between the configurations without incident. This is similar to prior work used to arbitrate between the configurations in a system with plausible clocks [16] . It also shares commonalities with prior work on lazy-ring arbiters [17] . However, while a lazy ring arbiter stalls, the system and sends the token backward to the point of an initial request signal, the proposed design stalls the control circuit and waits for the token to traverse forward through ring of vertices until it arrives at the request point. In short, the control token can only flow in one direction. Stalling the control device requires the use of a MUTEX element, as shown in Fig. 7(a) . A MUTEX has the property that if access is granted to a single request, then all other requests are disabled until the operation is completed and the resource is released. Therefore, if such a device is inserted into the token ring at a location, which is common to both the old configuration and the new one, then the token can be stalled until the reconfiguration operation has finished and then released along the new configuration without error. The protocol itself functions as follows, denoted by the dotted portion of Fig. 7(b) .
1) The reconfiguration request arrives at R1 (R1 goes high), and the MUTEX resource is reserved (G1 goes high). 2) The control token arrives at the MUTEX element along R2, and is halted from continuing. 3) System reconfiguration is performed (RC_EN1 goes high). 4) An ACK signal is generated by the interrupt hardware* (RC_ACK1 goes high). 5) The reconfiguration ACK arrives, the MUTEX resource is released (R1 goes low), and the token is allowed to continue along G2 (All other signals become low thereafter).
If necessary, intermediate reconfiguration is used to pass the token to the correct configuration of interest.
Intermediate reconfiguration is not required if the protocol is implemented across systems, which contain either an exclusively odd or an exclusively even number of vertices, as defined by the embedded behavior graph of the token ring [similar to the one shown in Figs. 4(c) and 6 ]. Assume cycle (g) (even) is a valid configuration (set of vertices) where g is even. The embedded nature of our ring construct is such that for all valid configurations with an even number of vertices the following holds:
where g < h. Therefore, only one interrupt device is required in the above case, which is to be placed at the tail vertex of the minimal even (cycle (min) (even)) configuration of vertices. To minimize the hardware overhead in the final control device, care must be taken when placing the interrupt devices in the system. Interrupt devices should be placed at the tail vertices of the minimal odd and even configurations, while an interrupt device must also be placed at the head vertex of either the maximal length odd or even configuration, as shown in Fig. 6 . Mathematically, (10) must be true
where cycle (max) (odd) (cycle (max) (even) ) is the valid configuration, which contains the maximum number of odd (even) elements, and cycle (min) (odd) (cycle (min) (even)) represents the valid configuration, which contains the minimum number of even (odd) elements. Thus, the vertices within the graph of the largest odd (even) configuration and the smallest even (odd) configuration are not mutually exclusive, as shown in Figs. 4(c) and 6. Because of (9) and the containment property in (7), the control token can now be successfully passed between any valid configuration (set of vertices) in the behavior graph through the use of only three interrupt devices. In this manner, the control token is contained when switching between the even and odd configurations. This will be true for control circuits with an arbitrary number of vertices (devices). Therefore, it is possible to create an interrupt system, which 
covers a complete range of cases with only three interrupt devices.
An effective way to represent the reconfiguration protocol above is via the use of a signal transition graph (STG) [18] , [19] . A STG is composed of transition arcs, each which must be enabled in order to fire, and initialized with a set of markings which correspond to the initial state of the signals in the system. Such graphs are useful for characterizing the behavior of protocols where several concurrent events can occur. Tools, such as Petrify and Workcraft, can then take these graphs and derive Boolean equations which implement the desired behavior [20] , [21] . Fig. 7(a) shows a block diagram depicting the reconfigurable control device central to this work, and is useful in understanding the STG of Fig. 7(b) which models its behavior.
Special attention should be given to signals CSC1, CSC2, and CSC3 of Fig. 7(b) , highlighted in solid black boxes. These signals are going to be referred to in the remainder of this paper as CSC threads. By inserting these CSC threads between the sections of the STG which define the interrupt devices (indicated by the dotted boxes numbered 1, 2, and 3 it is possible to guarantee that the modules present in the subsystem fire in a specific order (i.e., 1, 2, 3) despite each interrupt module being a separate entity. The STG shows that the CSC signals CSC1, CSC2, and CSC3, whose positive transitions are generated in loops 1, 2, and 3, respectively, are interleaved (i.e., threaded) in such a manner as to enforce the directionality of the subsystems. This principle was implicitly utilized in the design of a scheduler for an asynchronous A/D converter to the same effect [14] . However, the STG of Fig. 7 (b) only assumes operation in the forward direction, while the implementation in Section V allows for operation in the reverse direction as well. The modifications to the STG necessary to characterize this additional behavior are documented in Table II . It should be noted that transitions, which contain the symbol (M) indicate that a token is present at those locations during initialization. The portion of the STG not encapsulated within the dotted boxes corresponds to external token ring which passes the control token through the system once the interrupt request signals (i.e., R1, R3, R5) have been de-asserted. It is also worth noting that the CSC signals of the inner loop (A+/−, B+/−, and C+/−) are necessary when implementing the token ring using sequential logic, but have no physical meaning if the token ring is memoryless (i.e., combinational).
IV. TOKEN RING (IMPLEMENTATION AND RESULTS)

A. Control Token Ring Implementation
With the above theory in hand, we can now examine implementations of embedded token rings suitable for use in the control device shown in Fig. 3(b) , which follows the reconfiguration protocol as defined in Section III-D. Three separate implementation styles are presented here, one combinational and two sequential, based on a ring oscillator, a Muller pipeline, and a chain of fast David cells (DCs), respectively [22] - [24] . Each of these design styles for the token ring carries various benefits and tradeoffs.
When using a token ring implementation based on combinational logic, the outputs of the ring are a function of the present inputs only, and as a consequence the resulting circuit is easier to design than in the sequential case. The most common example of this is a ring oscillator, which is constructed from an odd number of inverting elements. It has a cycle time, t cycle , which is governed by t cycle = t pLH + t pHL 2 * n gate (10) in which t pLH and t pHL are the low-to-high and high-tolow gate response times, respectively, and n gate refers to the number of gates in the inverter chain. The duty cycle of this design is 50%, which allows only half of the clock cycle time to be used for synchronization. However, the area cost of this implementation is smaller than in a sequential implementation, due to the simplicity of the circuit. By contrast, a sequential token ring is governed by both its present inputs and prior outputs, and has a duty cycle that is dictated by its underlying STG, the technology library used to construct it, and the number of vertices (devices) in the chain. The duty cycle is divided into active and passive regions, while the ratio of active region to the passive is commonly referred to as the mark to space ratio. Furthermore, the active region is invariant to the number of devices in the chain, while passive is dependent upon them. If we define the mark as the sampling time, t sample , of a synchronizer, and the space as the synchronization time, t MSR , of the same, it can then be inferred that the latter value can be increased arbitrarily by adding more vertices to the chain. Thus, while sequential rings offer (potentially) improved synchronization times, they come at the cost of additional design complexity.
Two sequential implementation styles lend themselves to the design of an embedded token ring suitable for our purposes. One of them is based on a Muller Pipeline, and the other is based on fast DCs (i.e., cross-coupled NAND gates). A Muller Pipeline is formed from a chain of C-elements (i.e., gates, which change their value only when all the inputs match) and has a mark, which varies between three and five gate delays, eventually converging to an average of four gate delays over several cycles of operation. Similarly, a chain of devices based on fast DCs also has a mark, which is four gate delays long. However, the latter implementation requires certain relative timing constraints to guarantee correct circuit operation. Relative timing constraints can be understood as a set of rules inherent to a STG, which limit the reachability of certain firing patterns thereby making sure the conditions of complete state coding are easier to satisfy [14] , [25] . Thus, systems incorporating relative timing constraints are simpler in design than those which make no assumptions at all. However, care must be taken to ensure that such assumptions are reasonable. Using relative timing constraints in the above manner results in an implementation that is simpler and faster than the design for the token ring based on a Muller Pipeline, but at the cost of being harder to modify.
B. Implementation (Reconfigurable Token Ring)
Given the prior discussion on token ring topologies, let us now examine a practical example of how an embedded token ring controller, shown by Fig. 8 , changes its synchronization parameters based on application of various one-hot codes. Fig. 9 shows one output (Out4/CTR4) of an eight-way sequential token ring based on fast DCs, with five possible configurations. As the reconfiguration data signal RDATA, (5) , t MSR(6) , etc.).
Naturally, the methodology for the selection of the CTR signals for matches that shown in Fig. 5 , with the sole exception of the path containing three elements [CTR5, 6, 7] . It does not exist because token rings composed of fast DCs require a minimum of 4 elements to function (i.e., satisfy the relative timing constraints of their STG) [25] . Only two other points bear mentioning. First, the signal RST_Bar functioned as a reset signal to the token ring (i.e., control token flush), as it was tested independently from the corresponding interrupt device. Second, token rings comprised from combinational elements have negligible behavioral differences from their sequential counterparts, aside from requiring that the ring contain a strictly odd number of elements.
V. INTERRUPT SUBSYSTEM (IMPLEMENTATION AND RESULTS) A. Reconfigurable Interrupt Overview
Continuing forward from the prior discussion, the underlying implementation of the interrupt subsystem in this paper can now be explored. As stated previously, the reconfiguration system acts as a set of individual modules linked together via CSC threads. Each interrupt module uses a MUTEX to stall the token ring while reconfiguration is performed, in accordance with the protocol of Section III-D. For each module added to the system, a delay equal to the propagation time across a single MUTEX element is added to the critical path of the embedded token ring.
When an external reconfiguration request arrives at the controller bundled with reconfiguration data, the interrupt subsystem issues a resource request to the relevant MUTEX element, and waits for a grant. The subsystem also waits for the head of control token to arrive at the other MUTEX input (indicating that the embedded token ring has been halted). Once both conditions are met, the reconfiguration process begins. Old reconfiguration data are then flushed from the interrupt hardware and updated with new data, which is then fed to the MUX inputs of the embedded token ring. When the new data has finished settling, an ACK signal is generated, indicating and the subsystem is free to proceed to the next stage of the reconfiguration process (if any exist).
B. Limitation: Reconfiguration Data Merging
However, as the interrupt modules are tied together via CSC threads and each module generates its own output signals based on the reconfiguration data provided by its bundled data lines, it is necessary to both select the appropriate output signals during the reconfiguration process and also ensure that the final configuration persists once the interrupt device has powered down. To accomplish this a different MUX element, hereafter referred to as INTMUX, has to be constructed, which not only provides a single output signal to the MUX elements in the token ring but also produces separate ACK signals specific to each interrupt module (in the event of multiple configuration steps). Thus, the INTMUX must be programmed with the control signal combinations which correspond to each respective configuration so that ACK signals are generated, which enforce the behavior specified in Figs. 7 and 8 . Furthermore, the INTMUX must also contain redundant configurations that store the last known system state and persist once the system operation has ceased. Thus, the INTMUX module also requires memory, which allows the device to remember the interrupt module which contains the last known output signals. In this way the behavior outlined by Figs. 7 and 8 is maintained, and the system does not lose its output signals when the interrupt module completes its operation.
C. Implementation (Interrupt Subsystem)
Having covered the architecture of the token ring previously, the implementation of the reconfigurable interrupt modules now merits examination. The lack of the INTMUX module changes certain properties of the STG of Fig. 7(b) . First, all of the transition arcs derived from the INTMUX module (MUX_ACK1+/−, MUX_ACK2+/−, and MUX_ACK3+/−) disappear from the STG (they become straight lines). Second, the transition arcs related to the acknowledgment subsystem of the interrupt modules (RC_ACK1+/−, RC_ACK2+/−, and RC_ACK3+/−) inherit the initial markings which previously belonged to the transition arcs of the INTMUX module. Furthermore, the signals CSC1, CSC2, and CSC3, in Fig. 10 correspond to the CSC threads of the same name in Fig. 7 , while the signals RQ1, RQ2, and RQ3 correspond to signals R1, R3, and R5, respectively. The signals CSC_INJ(1, 2, 3), RQ_INJ (1, 2, 3) , and MEM_INJ_D in Fig. 10 are responsible for injecting the initial markings for the CSC, request, and memory blocks of the STG, while the signals RQ+CSC_EN, and MEM_INJ_EN act as their active-high enable signals.
The following example documents the operation of three 16-way reconfigurable interrupt devices linked together via CSC threading as discussed previously, albeit with some notable differences. MUX elements have been inserted into the CSC threads, which make it possible to reverse the directionality of the reconfiguration with a single signal line, FLAG, as shown in Fig. 10 . When the FLAG signal is high, the token traverses the interrupts in order from module 1 to 3 (FWD direction), and vice versa when FLAG is low (REV direction). If the FLAG and MEM signals have differing initial logic values, then the token traverses all three interrupt devices (multimode operation), whereas only one interrupt module is activated if the initial values are the same (singlemode operation). Perhaps one of the most interesting points in Fig. 10 deals with the activation and termination of the interrupt subsystem. The STG of Fig. 7(b) is cyclic (i.e., the first and final states are identical), which means that forcing the interrupt modules to halt their operation and terminate is problematic. To force the system to stop operating, a specific CSC line must be de-asserted (CSC3 in the FWD mode, and CSC1 in REV mode).
In Fig. 10 , RC_ACK2 acts as an enable to the FLAG MEMORY block, and copies the current value of the FLAG into MEM if the initial values the two signals were different. Once the current value of FLAG has been copied, an XOR gate is triggered, which causes either the CSC3 (FWD) or CSC1 (REV) signal observed at interrupt module 2 to be forced low, shutting down the system. The only signals, which persist after the reconfiguration process is complete are the RDATA outputs and the FLAG signal. It should be noted that the FLAG signal (whether 0 or 1) must persist after the reconfiguration operation is complete to guarantee that the system remains off. Fig. 11 shows the circuit of an individual interrupt module. In the following example, it is responsible for the signals CSC1, RQ1, and the reconfiguration data, RDATA, associated with the leftmost interrupt module in Fig. 10 . The UDATA arrow represents the unencoded 16-bit reconfiguration input data, while the CSC_OUT (CSC1) signal depicts the CSC thread, which is generated inside the module by the CSC GENERATE block. It is a function of itself, CSC_FB, the request signal specific to that module, RQ_FB (RQ1), the external CSC thread, CSC_EXT, and the external request line, RQ_EXT, as defined by Fig. 10 (which are selected via the FLAG signal). The output of the CSC generation module for the signal CSC1 is defined in
The request signal specific to the module RQ_OUT (RQ1) is generated from the CSC REQUEST block. The block uses the ACK signal generated from the output of the interrupt module (RC_ACK1), the internally generated CSC signal CSC_OUT (CSC1), the externally generated CSC signal used above (CSC_EXT), and its own feedback signal (RQ_FB). The output of the request module for the signal RQ1 is characterized in
The rest of the system follows the reconfiguration protocol defined in Section III-D. The request and grant signals RQ_PTH1 and GR_PTH1 represent the path of the control token taken during reconfiguration, while the signals RQ_PTH2 and GR_PTH2 define the path taken during normal system operation. The signal RCMOD16_EN (RC_EN1) represents the enable signal used to update the 16-bit reconfiguration data, RDATA, of the module while RC_ACK (RC_ACK1) represents ACK signal used to indicate when the update operation has completed. Interrupt modules 2 and 3 are constructed similarly. Fig. 12 shows the transient response of the control signals in the circuit when the three interrupt modules are connected together in a ring of 15 inverting elements, via their TKN_IN/TKN_OUT ports, with each interrupt module being placed a uniform distance of five inverting elements apart from each other. It illustrates how the request and ACK signals in the interrupt devices can be controlled to both fire in a specific order and then terminate their operations, as discussed previously. The duration of the simulation is 33 ns, testing four cases. The initialization time is 2 ns for the first configuration and 1 ns for each configuration thereafter. Cases FWD3 (FLAG = 1, CSC = 110, MEM = 0) and REV3 (FLAG = 0, CSC = 011) simulate the operation of the system in the forward and reverse directions where intermediate reconfiguration is necessary. Similarly, cases FWD1 (FLAG = 1, CSC = 011) and REV1 (FLAG = 0, CSC = 110) simulate the operation of the system in the forward and reverse directions where it is not. The duration of each reconfiguration operation is characterized in Table III while the energy consumed is shown  in Table IV .
As shown in Table III , the duration of the reconfiguration operation varies based on the number of interrupt devices required to complete the reconfiguration process as well as whether the directionality of the control token opposes the flow of the CSC threading in the system. Table III assumes that the forward (i.e., FWD1, FWD3) direction corresponds to when the flow of both the CSC threads and the control token operate in the same direction, and vice versa in the reverse (i.e., REV1, REV3) direction. Therefore, the control token always hits in the forward direction (the token arrives after the request has been issued to the next interrupt device), while in the opposite case it always misses (it arrives before), resulting in higher latencies in the reverse direction.
Table IV characterizes the average power consumption of the system during the active portions of the reconfiguration process across varying temperature parameters. The system consumes an average power, which varies between 212 and 292 μW with a maximum variance of 72.5% when tested using a corner analysis. The worst case corner was the Table III were used to adjust the intervals over which the average power consumption was measured to ensure the fairness of the testing procedure. However, these results are confounded. The interrupt subsystem used in the test bench of Fig. 12 requires the interaction of three separate interrupt devices. Therefore, the power consumption of the subsystem is spread across every interrupt device, even in single mode operation. Dividing by three, the average power consumption of each interrupt module during active operation is found to range from 70.7 to 97.3 μW across process corners at a nominal temperature of 27°C.
When the system is inactive (i.e., not receiving requests) the interrupt devices only consume an average power equal to the cumulative summation of the standby leakage currents across the individual transistors in the module multiplied by the supply voltage applied to them. Thus, the power consumption of the interrupt subsystem will vary in proportion to the frequency of reconfiguration requests received.
VI. CONCLUSION
In closing, a self-timed reconfigurable controller for a parallel synchronizer has been proposed, which allows the designer to manipulate the MTBF of the same via the application of a one-hot control codes. Relevant topics regarding the principles of adjacency within the context of an embedded graph have been covered. The effects of one-hot codes on the synchronization time allotted by the controller have been discussed. Last, an interrupt-based protocol for reconfiguration has been presented, focusing on how CSC threads can be used to control cyclic graphs.
A sequential implementation for an embedded token ring controller has been analyzed. A reconfigurable interrupt module has been studied, with regard to operating frequency and energy consumption per operation. The device demonstrated speeds ranging from 505 to 818 MHz per module at temperatures ranging from 0°C to 100°C, and average power consumptions per operation ranging from 70.7 to 97.3 μW at a nominal temperature of 27°C across all process corners.
Future studies will focus on further exploring the properties of controlling digital systems via the use of cyclic graphs, while remedying the limitations previously discussed in this paper, while also extending the discussion to incorporate topics such as robustness, as well as further integrating the proposed design into the current literary framework of adaptive synchronization methods.
